## Z350IT006 TFT LCD 3.5" Module LCD Module: Graphic 320RGB\*480Dot-matrix

1 X(L) Touch panel control LEFT
2 Y(U) Touch panel control UP
3 X (R) Touch panel control RIGHT
4 Y(D) Touch panel control DOWN

5 GND

6 IOVCC Power for LCD 2.8-3.3V 7 VCI Power for LCD 2.8-3.3V

8 FMARK Tearing effect output pin to sync. MPU to frame writing, activated by S/W. Not activated, is low. If not used, open this pin.

9 CS/SPI CS Chip select. ("low" enable)

10 RS/A0 (4lines) Select "data or command" in the parallel or serial data interface. RS= 1 data.RS=0 commandIf not used connected to IOVCC or GND

11 WR/SPI SCL/SCK - 8080 system (WRX):writes dataat the rising edge. (SCL): The pin used as serial clock pin.To IOVCC or GND when not in use.

12 RD Serves as a read signal and MCUread data at the rising edge. Fix to IOVCC or GND level when not in use.

Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at IOVCC or GND

If not used, open. SDA\_EN = "0", DIN and DOUT pins are used for serial interface. SDA\_EN = "1", DOUTpin is not used.

15 RESET LCM Reset pin Signal is active low.

16 GND

17 NC/DB0 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 18 NC/DB1 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 19 NC/DB2 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 20 NC/DB3 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 21 NC/DB4 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 22 NC/DB5 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 23 NC/DB6 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 24 NC/DB7 Low 8 bit Data bus. Fix to GND level when not in use. Low 8-bit data line, not connected when not in use 25 DB8 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 26 DB9 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 27 DB10 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 28 DB11 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 29 DB12 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 30 DB13 31 DB14 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use 32 DB15 High 8 bit Data bus. Fix to GND level when not in use. High 8-bit data line, not connected when not in use Anode of Backlight (3.0V-3.4V Typical:3.2V) 33 LED A

34 LED K1 Cathode of Backlight 35 LED K2 Cathode of Backlight 36 LED K3 Cathode of Backlight

37 GND

38 IM0 Select the MCU interface mode 39 IM1 Select the MCU interface mode 40 IM2 Select the MCU interface mode

IM2	IM1	IM0	Interface	Data Pin in Use
0	0	0	8080 18-bit bus interface	DB[17:0]
0	0	1	8080 9-bit bus interface	DB[8:0]
0	1	0	8080 16-bit bus interface	DB[15:0]
0	1	1	8080 8-bit bus interface	DB[7:0]
1	0	0	Prohibited	•
1	0	1	3-line SPI	SDA
1	1	0	Prohibited	
1	1	1	4-line SPI	SDA

## About interface selection:

The interface selection is in addition to the software control of the I/O port written in the above description of the pin.

It can also be controlled by hardware, and 6 resistors are reserved in the FPC to control IM2-IM0.

About the power supply instructions:

IOVCC and VCC are connected together and are powered by 2.8V-3.3V; the backlight LED can be powered separately (3.0-3.4 V). It is also possible to share a set of voltages with VCC (A is positively connected to VCC and K is connected together as negative ground).

Javier Carrera 2018