
# The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group





SEPTEMBER 1977

TEXAS INSTRUMENTS

# **SERIES 54S/74S** PROGRAMMABLE READ-ONLY MEMORIES

- Titanium-Tungsten (Ti-W) Fuse Links for Fast Low-Voltage Reliable Programming
- Full Decoding and Chip Select Simplify System Design
- Power-Down Versions ('S450, 'S451) Can **Reduce System Power Requirements**
- Fast Chip Select to Simplify System Decode
- Choice of Three-State or Open Collector
- PNP Inputs for Reduced Loading on System **Buffers/Drivers**
- Applications Include:

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators

Address Mapping/Look-Up Tables

17 00 0

16 DO 7

14 00 5

7 13 80 4

DO 1 9

00 2 W [

TVDE NI IMREI	R (PACKAGES)			TYPICAL PERFORMANCE							
TIFEROMOE	T	BIT SIZE	OUTPUT	ACCESS	POWER 👟						
–55°C to 125°C	0°C to 70°C	(ORGANIZATION)	CONFIGURATION	ADDRESS (	SELECT	DISSIPATION					
SN54S450(J)	SN74S450(J,N)	/ 8192 bits	three-state	45 ns	20 ns	600/100 <sup>†</sup> mW					
SN54S451(J)	SN74S451(J,N)	1024 W × 8 B	open-collector								
SN54S478(J)	SN74S478(J,N) V	/ 8192 bits	three-state	45 ns	20 ns T	600 mW					
SN54S479(J)	SN74S479(J,N) V	1024 W x 8 B	open-collector_	40.13							
SN54S2708(J)	SN74S2708(J,N)	8192 bits	three-state	45 ns	20 ns	600 mW					
SN54S3708(J)	SN74S3708(J,N)	1024 W x 8 B	open-collector								
SN54S476(J)	SN74S476(J,N)	4096 bits	three-state	35 ns	15 ns	475 mW					
SN54S477(J)	SN74S477(J,N)	1024 W x 4 B	open-collector			_					

tPower down

t Power down			
SN54S/74S476 3-S OUTPUTS SN54S/74S477 0-C OUTPUTS 4096 BITS (1024 WORDS BY 4 BITS) 'S476, 'S477	SN54S/74S478 3-S OUTPUTS SN54S/74S479 0-C OUTPUTS 8192 BITS (1024 WORDS BY 8 BITS) 'S478, 'S479	SN54S/74S2708 3-S OUTPUTS SN54S/74S3708 0-C OUTPUTS 8192 BITS (1024 WORDS BY 8 BITS) 'S2708, 'S3708	SN54S/74S450 3-S OUTPUTS SN54S/74S451 0-C OUTPUTS 8192 BITS (1024 WORDS BY 8 BITS) 'S450, 'S451
ADG 1   18 Vcc   17 ADH   16 ADI   15 ADJ   ADA 5   ADB 6   13 DO 2   ADC 7   12 DO 3	AD H 1	AD H 1	AD H 1

MAXIMUM DELAY TIMES											
TYPE	ADDRESS	EN	DISABLE								
SN545'	75 ns	40 ns	40 ns								
SN745'	60 ns	30 ns	30 ns								

L	AY TII	MES
1	EN	DISABLE
	40 ns	40 ns
	30 ns	30 ns
_		

DO 2 10 [

#### description

These monolithic TTL programmable read-only memories (PROM's) features titanium-tungsten (Ti-W) fuse links with each link designed to program with a 100 microsecond pulse. They offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, and choice of bus-driving three-state or open-collector outputs. Additionally, the 'S450, 'S451 features dual enable/disable inputs which power-down or power-up the PROM providing additional cost effectiveness in power-sensitive applications. The power-down and power-up functions are sequenced to occur with the outputs at a high impedance.

17 00 8

16 00 7

15 00 6

14 00 5

Data can be electrically programmed, as desired, at any bit location in accordance with the programming procedure specified. These new PROM's are supplied with a high logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The

This document provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

16 00 7

15001

14 00 5

# **SERIES 54S/74S** PROGRAMMABLE READ-ONLY MEMORIES

redure is irreversible. Once altered, the output for that bit location is permanently programmed. Outputs never ring been altered may later be programmed to supply the opposite output level. Operation of the unit within the ommended operating conditions will not alter the memory content. Active level(s) at the chip-select(s) or memory ible (E) input(s) activates all of the outputs, and the 'S450, 'S451 memory enable will initiate a power-up sequence. inactive level at any chip-select or memory enable input causes all outputs to be off, and the memory enable will tiate a power-down sequence. The three-state output offers the convenience of an open-collector output with the ed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time iracteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a a line having a passive pull-up.

# te maximum ratings over operating free-air temperature range (unless otherwise noted)

																					7 V
upply voltage .				•	•		•	٠	٠	•		٠	٠	•	•	•	•	•	•	•	, 7V
		_													-				•	٠	, 5.5 V
· · · · · · · · · · · · · · · · · · ·											_				-						, , v
Iff-state output voltage Iperating free-air temperature rang	•	CNIC		C:	i.		•	•	-									_			_55°C to 125°C
perating free-air temperature rang	: э	SN:	145	UIR	UIT	5	٠	•	•	٠	•	•	٠	•	•	•	•	•	•		0°C to 70°C
		~ 1 1	1 AC'	C:-	i t	•							_	_							
torage temperature range												٠	•	٠	•	٠	-	٠	٠	•	–65°C to 150°C
	am	mir																			

## mended conditions for programming

		'54	451	ALL	UNIT				
PARAMETER		MIN	MOM	MAX			MAX	<b>∤</b>	
	Steady state	5.8	6	6.25	4.75	5	5.25	V	
voltage, V <sub>CC</sub> (See Note 1)	During programming	6.8	7	7.25	5.75	6	6.25	<u> </u>	
s input voltage	High level, VIH	2.4		5	2.4		5	1 ,	
	Low level, VIL	0.0		0,5	0.0		0.5	Ľ	
	to disable	9.75	10	10.25 <sup>1</sup>	9.75	10	10.25 <sup>1</sup>	1 · v	
nput voltage, V <sub>S</sub>	to enable	0.0		0.5	0.0		0.5	<u> </u>	
ation of all outputs except the one to be progra	mmed	0.0		0.5	0.0		0.5	<u> </u>	
applied to output to be programmed, VO(pr)	See Note 21	16.75	17	17.25	16.75	17	17.25	V	
nming ramp (10% to 90% times	Rise time, t <sub>r</sub>	10‡		50	10‡		50	μs	
nming ramp (10% to 90% times	Fall time, If	10			10				
C, VS, and VO(pr)		98	100	103	98	100	10 <sup>3</sup>	μ,	
on of VO(pr) programming pulse (See Figure 3)			25	35	1	25	35	1%	
nming duty cycle				55	0	==	55	٥	
temperature									

<sup>&</sup>lt;sup>†</sup>Absolute maximum ratings

NOTES: 1. Voltage values are with respect to network ground terminal.

2. All bit locations contain a high logic level and programming a bit changes the output of the bit to low logic level.

3. Programming is guaranteed if the pulse applied is 98  $\mu s$  in duration.

# y-step programming procedure

Apply steady-state supply voltage and address the word to be programmed.

Enable the PROM and verify that the bit location needs to be programmed. If not, proceed to the next bit.

If the bit requires programming, increase VCC by 1 volt (minimum current capability should be 200 mA) and disable the outputs by applying 10 volts to chip-select inputs. Minimum chip-select input current capabilities

Only one bit location is programmed at a time. Connect each output not being programmed to a 0 to 0.5 vott source. Apply the VO(pr) voltage pulse specified in the table to the output to be programmed. Minimum current capability of the programming output supply (during programming) should be 200 mA. See programming sequence of Figure 1.

After the X pulse is completed, disconnect the output that was programmed. Then, remove the 0 to 0.5 volt source from the remaining outputs.


<sup>‡</sup>This minimum rise time applies only for the VO(pr) ramp.

# **SERIES 54S/74S**

### PROGRAMMABLE READ-ONLY MEMORIES

- The chip-select inputs may be taken to a low logic level (to permit program verification).
- One microsecond after the chip select input(s) reach low logic level V<sub>CC</sub> should be decreased 1 V at which verification can be accomplished by measuring VOL at the programmed output.
- At a Y pulse duty cycle of 35% or less, repeat steps 1 through 7 for each output where it is desired to program a hit.

NOTE: Only one programming attempt per bit is recommended.



#### recommended operating conditions

PARAMETE	********		'\$450 '\$451			'84	'\$478, '\$2708 '\$479, '\$3708						'S476		'S477					
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage,	SN54S	5.8	6	6.5	5.8	6	6.5	4.5	5	5,5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Vcc	SN745	5.8	6	6.25	5.8	6	6.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	1 V
High-level output	SN54S			-2						-2						-2	1			
current, IOH	SN745			-3.2						-3.2				1		-3.2	<u>_</u>		•	mA
Low-level output				12			12			10			- 10			4.0				
current, IOL				12			12			12			12	Ì		16	]		16	mA
Operating free-air	SN54S	-55		125	-55		125	-55		125	-55		125	-55		125	-55		125	2.
temperature, TA	SN74S	0		70	0		70	0		70	0		70	0		70	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDIT:ONS <sup>†</sup>	'\$450, '\$476, '\$478, '\$2708	'S451, 'S477 'S479, 'S3708	UNIT	
				MIN TYP‡ MAX	MIN TYPI MAX		
V <sub>IH</sub>	High-level input voltage			2	2	V	
$v_{IL}$	Low-fevel input voltage			0.8	0.8	V	
Vik	Input clamp voltage	VCC = MIN,	I <sub>1</sub> = 18 mA	-12	- 1.2	V	
Voн	High-level autput valtage	V <sub>CC</sub> = MIN, V <sub>IL</sub> ≈ 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	24 34		V	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>1L</sub> = 0.8 V,	V <sub>IH</sub> ≈ 2 V, i <sub>OL</sub> ≈ MAX	0.5	0.5	٧	
IOZH.	Off-state output current,	VCC = MAX.	Vo = 2.4 V	50	50	1	
<sup>1</sup> ОН	high-level voltage applied	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 5.5 V		100	∆بر	
IOZL	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX. V <sub>O</sub> = 0.5 V	V <sub>IH</sub> = 2 V.	- 50		μA	
'I	Input corrent at maximum input voltage	VCC = MAX,	V <sub>I</sub> ≈ 5.5 V	1	1	mA	
чн	High-level input current	VCC - MAX,	V <sub>1</sub> = 2.7 V	25	25	μΑ	
III.	Law-level input current	V <sub>CC</sub> = MAX,	V; = 0.5 V	-250	- 250	μA	
1	e		SN545	-20100		Τ.	
los	Short-circuit output corrent§	VCC = MAX	SN745	- 15 100	1	mA	
1	Contract of the contract of th		4096-BIT PROM	95 140	95 140		
'cc	Supply current	VCC * MAX	8192-BIT PROM	120	120	_ mA	

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### **DESIGN GOAL**

This document provides tentative information on a product in the developmental stage, Texas Instruments reserves the right to change or discontinue this product without notice.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V, } T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# SERIES 54/74, 54S/74S READ-ONLY MEMORIES

BULLETIN NO. DL-S 7512259, MAY 1975

- Mask-Programmed Memories That Can Replace PROMs
- Full On-Chip Decoding and Fast Chip Select(s) Simplify System Decoding
- All Schottky-Clamped ROMs Offer
  - -Choice of 3-State or Open-Collector Outputs
  - -P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
  - -Microprogramming Firmware/Firmware Loaders
  - -Code Converters/Character Generators
  - -Translators/Emulators
  - -Address Mapping/Look-Up Tables

YPE NUMBER	(PACKAGES)	TYPE OF	BIT SIZE	TYPICAL ACCESS TIMES					
55°C to 125°C	0°C to 70°C	OUTPUT(S)	CORGANIZATION	CHIP-SELECT	ADDRESS				
15488A(J, W)	SN7488A(J, N)	Open-Collector	256 Bits (32 W x 8 B)	22 ns	26 ns				
154187(J, W)	SN74187(J, N)	Open-Collector	1024 Bits (256 W × 4 B)	20 ns	40 ns				
154S270(J) X	SN74S270(J, N)	Open-Collector	2048 Bits	15 ns	45 ns				
154\$370(J)	SN74S370(J, N)	3-State	(512 W × 4 B)	13 113	10,172				
J54S271(J)	SN74S271(J, N)	Open-Collector	2048 Bits	15 ns	45 ns				
I54S371(J)	SN74S371(J, N)	3-State	(256 W × 8 B)	1318	-3,13				

#### scription

These monolithic TTL custom-programmed read-only memories (ROMs) are particularly attractive for applications requiring medium to large quantities of the same bit pattern. Plug-in replacements can be obtained for most of the popular TTL PROMs


The high-complexity 2048-bit <u>ROMs</u> can be used to significantly improve system bit density for fixed memory as all are offered in compact 16- or 20-pin dual-in-line packages having pin-row spacings of 0.300-inch.

The Schottky-clamped versions offer considerable flexibility for upgrading existing designs or improving new designs as they feature improved performance; plus, they offer low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.


Data from a sequenced deck of data cards punched according to the specified format are permanently programmed by the factory into the monolithic structure for all bit locations. Upon receipt of the order, Texas Instruments, will assign a special identifying number for each pattern programmed according to the order. The completed devices will be marked with the appropriate TI special device number. It is important that the customer specify not only the output levels desired at all bit locations, but also the other information requested under ordering instructions.

The three-state outputs offer the convenience of an open-collector output with the speed of a totem-pole output: they can be bus-connected to other similar outputs yet they retain the fast rise time characteristic of the TTL totem-pole output. The open-collector outputs offer the capability of direct interface with a data line having a passive pull-up.


Word-addressing is accomplished in straight positive-logic binary and the memory may be read when all  $\bar{S}$  inputs are low. A high at any  $\bar{S}$  input causes the outputs to be off.




1024 BITS (256 WORDS BY 4 BITS)



2048 BITS (512 WORDS BY 4 BITS) 'S270, 'S370



2048 BITS (256 WORDS BY 8 BITS) 'S271, 'S371



Pin assignments for all of these memories are the same for all packages.

POST OFFICE BOX 5012 + DALLAS, TEXAS 75222

Integrated Schottky-Barrier diodeclamped transistor is patented by Texas Instruments. U. S. Patent Number 3.463.975.