



element₁₄

EN - For pricing and availability in your local country please visit one of the below links:

DE - Informationen zu Preisen und Verfügbarkeit in Ihrem Land erhalten Sie über die unten aufgeführten Links:

FR - Pour connaître les tarifs et la disponibilité dans votre pays, cliquez sur l'un des liens suivants:

MTP3N60E

ΕN

This Datasheet is presented by the manufacturer

DE

Dieses Datenblatt wird vom Hersteller bereitgestellt FR

Cette fiche technique est présentée par le fabricant

Designer's™ Data Sheet

TMOS E-FET TM


High Energy Power FET

N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- · Low Stored Gate Charge for Efficient Switching
- Internal Source—to—Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode






MTP3N60E

Motorola Preferred Device

TMOS POWER FET
3.0 AMPERES
600 VOLTS
RDS(on) = 2.2 OHMS



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	600	Vdc
Drain–Gate Voltage (RGS = 1.0 M Ω)	VDGR	600	Vdc
Gate-Source Voltage — Continuous — Non-repetitive	Vgs Vgsm	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	IDM	3.0 14	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T, J < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C — T _J = 100°C	WDSR(1)	290 46	mJ
Repetitive Pulse Drain-to-Source Avalanche Energy	WDSR(2)	7.5	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R ₀ JC R ₀ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$ au_{L}$	260	°C

(1) $V_{DD} = 50 \text{ V}$, $I_D = 3.0 \text{ A}$

(2) Pulse Width and frequency is limited by T_J(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•		•	
Drain-to-Source Breakdown Voltage (VGS = 0, ID = 250 μAdc)		V(BR)DSS	600	_		Vdc
Zero Gate Voltage Drain Current (VDS = 600 V, VGS = 0) (VDS = 480 V, VGS = 0, TJ = 125°C)		IDSS		_	0.25 1.0	mAdc
Gate-Body Leakage Current - Forw	vard (VGSF = 20 Vdc, VDS = 0)	GSSF		_	100	nAdc
Gate-Body Leakage Current - Reve	erse (VGSR = 20 Vdc, VDS = 0)	IGSSR	_		100	nAdc
ON CHARACTERISTICS*						-1
Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) (TJ = 125°C)		V _{GS(th)}	2.0 1.5	_	4.0 3.5	Vdc
Static Drain-to-Source On-Resistan	ce (V _{GS} = 10 Vdc, I _D = 1.5 A)	RDS(on)	_	2.1	2.2	Ohms
Drain-to-Source OnVoltage (V _{GS} = 10 Vdc) (I _D = 3.0 A) (I _D = 1.5 A, T _J = 100°C)		V _{DS(on)}	_	_	9.0 7.5	Vdc
Forward Transconductance (VDS = 1	5 Vdc, I _D = 1.5 A)	9FS	1.5	_		mhos
DYNAMIC CHARACTERISTICS						
input Capacitance .		C _{iss}		770	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V, } V_{GS} = 0, \\ f = 1.0 \text{ MHz})$	Coss	_ :	105	_	
Transfer Capacitance	<u>-</u> ,	C _{rss}	_	19		1
SWITCHING CHARACTERISTICS*	_				l	
Turn-On Delay Time	_	td(on)	_	23	_	ns
Rise Time	$(V_{DD} = 300 \text{ V}, I_D \approx 3.0 \text{ A}, R_L = 100 \Omega, R_G = 12 \Omega,$	t _r	_	34	_	1
Turn-Off Delay Time	VGS(on) = 10 V)	td(off)	_	58	_	1
Fall Time	` '	tf		35	_	1
Total Gate Charge		Qg	_	28	31	nC
Gate-Source Charge	$(V_{DS} = 420 \text{ V}, I_{D} = 3.0 \text{ A}, V_{GS} = 10 \text{ V})$	Qgs		5.0	_	1
Gate-Drain Charge	1745 1017	Q _{gd}		17	_	7
OURCE-DRAIN DIODE CHARACTE	RISTICS			-		
Forward On-Voltage		V _{SD}		_	1.4	Vdc
Forward Turn-On Time	$(I_S = 3.0 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s})$	ton		**	_	ns
Reverse Recovery Time	-	t _{rr}		400	_	1
NTERNAL PACKAGE INDUCTANCE						·
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.25		L _d	_	3.5 4.5	_	nН
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	L _S	_	7.5	_	1

^{*}Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2.0%.
**Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain—to—source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turnon and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VR for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_{P} or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain—to—source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of V_{(BR)DSS} to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

RGS should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms

MTP3N60E




Figure 16. Capacitance Variation

Figure 17. Gate Charge versus Gate—To–Source Voltage




Figure 18. Gate Charge Test Circuit

Designer's™ Data Sheet

TMOS E-FET™

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced_voltage—blocking capability without degrading performance over time. In addition, this advanced TMOS E—FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.


- · Robust High Voltage Termination
- · Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature






Motorola Preferred Device

TMOS POWER FET 3.0 AMPERES 1000 VOLTS RDS(on) = 4.0 OHM





MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	1000	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 $M\Omega$)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous © 100°C — Single Pulse (t _p ≤ 10 μs)	IDW ID	3.0 2.4 9.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 150 \text{ Vdc}$, $V_{GS} = 10 \text{ Vdc}$, $I_L = 7.0 \text{ Apk}$, $L = 10 \text{ mH}$, $R_G = 25 \Omega$)	EAS	245	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R ₀ JC R ₀ JA	1.00 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 3

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (VGS = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	· · · · · · · · · · · · · · · · · · ·	V(BR)DSS	1000 —	_ 1.23	_	Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 1000 Vdc, VGS = 0 Vdc) (VDS = 1000 Vdc, VGS = 0 Vdc,	T _J = 125°C)	DSS.			10 100	μAdc
Gate-Body Leakage Current (VGS	= ±20 Vdc, V _{DS} = 0)	lgss	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Temperature Coefficient (Negative	- · · · · · · · · · · · · · · · · · · ·	VGS(th)	2.0	3.0 6.0	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistance	e (VGS = 10 Vdc, I _D = 1.5 Adc)	RDS(on)	_	2.96	4.0	Ohm
Drain-Source On-Voltage (VGS = $^{\circ}$ (ID = 3.0 Adc) (ID = 1.5 Adc, TJ = 125 $^{\circ}$ C)	0 Vdc)	V _{DS(on)}	_	4.97 —	12 10	Vdc
Forward Transconductance (VDS =	15 Vdc, I _D = 1.5 Adc)	gFS	2.0	3.56	<u> </u>	mhos
DYNAMIC CHARACTERISTICS				-	<u> </u>	-
Input Capacitance		Ciss		1316	1800	рF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss		117	260	,
Reverse Transfer Capacitance	1 = 1.0 WH1Z)	C _{rss} -		26	75	
SWITCHING CHARACTERISTICS (2)				!	<u> </u>
Turn-On Delay Time		^t d(on)		13	25	ns
Rise Time	(V _{DD} = 400 Vdc, I _D = 3.0 Adc,	t _r	_	19	40	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ - $R_{G} = 9.1 \Omega)$	td(off)	_	42	90	
Fall Time		t _f	_	33	55	
Gate Charge		Q _T		32.5	45	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 3.0 Adc,	Q ₁		6.0	_	
	V _{GS} = 10 Vdc)	Q ₂		14.6		4
		Q ₃		13.5	_	
OURCE-DRAIN DIODE CHARACT	ERISTICS				<u> </u>	
Forward On-Voltage (1)	(I _S = 3.0 Adc, V _{GS} = 0 Vdc) (I _S = 3.0 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.794 0.63	1.1	Vdc
Reverse Recovery Time		t _{rr}	_	615		ns
(See Figure 14)	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		104	_	
	dlg/dt = 100 Ā/μs)	tb	_	511	_	
Reverse Recovery Stored Charge		Q _{RR}	_	2.92		μC
NTERNAL PACKAGE INDUCTANCI					•	
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2		L _D	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS		7.5	_	nH

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current (IG(AV)) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

tf = Q2 x RG/VGSP

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$td(on) = RG C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance ($C_{\rm ISS}$) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{\rm cl}(on)$ and is read at a voltage corresponding to the on-state when calculating $t_{\rm cl}(off)$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7a. Capacitance Variation





Figure 7b. High Voltage Capacitance Variation



QG, TOTAL GATE CHARGE (nC)




Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IpM) nor rated voltage (Vpss) is exceeded and the transition time (t_i,t_i) do not exceed 10 μs . In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – Tc)/(R $_{\rm HJC}$).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

150

SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

100




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





element₁₄

EN - For pricing and availability in your local country please visit one of the below links:

DE - Informationen zu Preisen und Verfügbarkeit in Ihrem Land erhalten Sie über die unten aufgeführten Links:

FR - Pour connaître les tarifs et la disponibilité dans votre pays, cliquez sur l'un des liens suivants:

MTP3N60E

ΕN

This Datasheet is presented by the manufacturer

DE

Dieses Datenblatt wird vom Hersteller bereitgestellt FR

Cette fiche technique est présentée par le fabricant