- **Independent Registers for A and B Buses**
- **Multiplexed Real-Time and Stored Data**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise**
- ***EPIC***™ **(Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**

DW PACKAGE
(TOP VIEW)



description

The 74AC11646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 74AC11646.

Output-enable ($\overline{OE}$) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when $\overline{OE}$ is low. In the isolation mode ($\overline{OE}$ high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 74AC11646 is characterized for operation from –40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.



1 $\overline{OE}$	14 DIR	28 CLKAB	16 CLKBA	27 SAB	15 SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A



1 $\overline{OE}$	14 DIR	28 CLKAB	16 CLKBA	27 SAB	15 SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



1 $\overline{OE}$	14 DIR	28 CLKAB	16 CLKBA	27 SAB	15 SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



1 $\overline{OE}$	14 DIR	28 CLKAB	16 CLKBA	27 SAB	15 SBA
L	L	X	L	X	H
L	H	L	X	H	X

TRANSFER STORED DATA
TO A AND/OR B

Figure 1. Bus-Management Functions

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	L	L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the $\overline{OE}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

logic symbol‡



‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} . . . . . –0.5 V to 7 V
Input voltage range, V_I (see Note 1) . . . . . –0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1) . . . . . –0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC}) . . . . . ±20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC}) . . . . . ±50 mA
Continuous output current, I_O (V_O = 0 to V_{CC}) . . . . . ±50 mA
Continuous current through V_{CC} or GND . . . . . ±200 mA
Storage temperature range . . . . . –65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3	5	5.5	V
V_{IH}	High-level input voltage	V_{CC} = 3 V	2.1			V
		V_{CC} = 4.5 V	3.15			
		V_{CC} = 5.5 V	3.85			
V_{IL}	Low-level input voltage	V_{CC} = 3 V			0.9	V
		V_{CC} = 4.5 V			1.35	
		V_{CC} = 5.5 V			1.65	
V_I	Input voltage		0		V_{CC}	V
V_O	Output voltage		0		V_{CC}	V
I_{OH}	High-level output current	V_{CC} = 3 V			–4	mA
		V_{CC} = 4.5 V			–24	
		V_{CC} = 5.5 V			–24	
I_{OL}	Low-level output current	V_{CC} = 3 V			12	mA
		V_{CC} = 4.5 V			24	
		V_{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V
T_A	Operating free-air temperature		–40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	T_A = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
V_{OH}		I_{OH} = – 50 µA	3 V	2.9			2.9		V
			4.5 V	4.4			4.4		
			5.5 V	5.4			5.4		
		I_{OH} = – 4 mA	3 V	2.58			2.48		
		I_{OH} = – 24 mA	4.5 V	3.94			3.8		
			5.5 V	4.94			4.8		
		I_{OH} = –75 mA†	5.5 V				3.85		
V_{OL}		I_{OL} = 50 µA	3 V			0.1		0.1	V
			4.5 V			0.1		0.1	
			5.5 V			0.1		0.1	
		I_{OL} = 12 mA	3 V			0.36		0.44	
		I_{OL} = 24 mA	4.5 V			0.36		0.44	
			5.5 V			0.36		0.44	
		I_{OL} = 75 mA†	5.5 V					1.65	
I_I	Control pins	V_I = V_{CC} or GND	5.5 V			±0.1		±1	µA
I_{OZ}‡	A or B ports	V_O = V_{CC} or GND	5.5 V			±0.5		±5	µA
I_{CC}		V_I = V_{CC} or GND, I_O = 0	5.5 V			8		80	µA
C_i	$\overline{OE}$ or DIR	V_I = V_{CC} or GND	5 V		4.5				pF
C_{io}	A or B ports	V_O = V_{CC} or GND	5 V		12				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

		T_A = 25°C		MIN	MAX	UNIT
		MIN	MAX			
f_{clock}	Clock frequency	0	65	0	65	MHz
t_w	Pulse duration, CLK high or low	7.7		7.7		ns
t_{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	6.5		6.5		ns
t_h	Hold time, A or B after CLKAB↑ or CLKBA↑	1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

		T_A = 25°C		MIN	MAX	UNIT
		MIN	MAX			
f_{clock}	Clock frequency	0	100	0	100	MHz
t_w	Pulse duration, CLK high or low	5		5		ns
t_{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	4.5		4.5		ns
t_h	Hold time, A or B after CLKAB↑ or CLKBA↑	1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T_A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{max}			65			65		MHz
t_{PLH}	A or B	B or A	1.5	9.1	12.1	1.5	13.8	ns
t_{PHL}			1.5	10.7	13.4	1.5	14.5	
t_{PZH}	$\overline{OE}$	A or B	1.5	13	16.4	1.5	18.7	ns
t_{PZL}			1.5	16.1	20.4	1.5	21.8	
t_{PHZ}	$\overline{OE}$	A or B	1.5	7.9	9.6	1.5	10.3	ns
t_{PLZ}			1.5	7.2	8.9	1.5	9.6	
t_{PLH}	CLKBA or CLKAB	A or B	1.5	11.8	15	1.5	17	ns
t_{PHL}			1.5	13.7	16.8	1.5	18.3	
t_{PLH}	SBA or SAB† (A or B high)	A or B	1.5	9.8	12.9	1.5	14.4	ns
t_{PHL}			1.5	12	14.5	1.5	15.8	
t_{PLH}	SBA or SAB† (A or B low)	A or B	1.5	10.7	13.8	1.5	15.4	ns
t_{PHL}			1.5	12.4	15	1.5	16.4	
t_{PZH}	DIR	A or B	1.5	13.7	17.1	1.5	19.4	ns
t_{PZL}			1.5	16.8	21	1.5	23.6	
t_{PHZ}	DIR	A or B	1.5	7.9	9.7	1.5	10.5	ns
t_{PLZ}			1.5	7.3	9.1	1.5	9.9	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T_A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{max}			100			100		MHz
t_{PLH}	A or B	B or A	1.5	5.5	7.9	1.5	8.8	ns
t_{PHL}			1.5	6.3	8.9	1.5	9.8	
t_{PZH}	$\overline{OE}$	A or B	1.5	7.8	10.7	1.5	12	ns
t_{PZL}			1.5	8.5	11.9	1.5	13.1	
t_{PHZ}	$\overline{OE}$	A or B	1.5	5.9	8.4	1.5	8.9	ns
t_{PLZ}			1.5	5.9	7.7	1.5	8.3	
t_{PLH}	CLKBA or CLKAB	A or B	1.5	7	9.7	1.5	11	ns
t_{PHL}			1.5	8.2	11	1.5	12.2	
t_{PLH}	SBA or SAB† (A or B high)	A or B	1.5	5.9	8.4	1.5	9.4	ns
t_{PHL}			1.5	7.2	9.8	1.5	10.7	
t_{PLH}	SBA or SAB† (A or B low)	A or B	1.5	6.3	8.9	1.5	9.9	ns
t_{PHL}			1.5	7.3	9.9	1.5	11	
t_{PZH}	DIR	A or B	1.5	8.4	11.2	1.5	12.6	ns
t_{PZL}			1.5	9.1	12.3	1.5	13.7	
t_{PHZ}	DIR	A or B	1.5	6.3	8.2	1.5	8.7	ns
t_{PLZ}			1.5	5.7	7.5	1.5	8.1	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	C_L = 50 pF, f = 1 MHz	59	pF
		Outputs disabled		15	

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.