

Order

Now



TLV741P SBVS309 – JULY 2017

TLV741P 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable Devices

Technical

Documents

1 Features

- Input Voltage Range: 1.4 V to 5.5 V
- Stable Operation With 1-µF Ceramic Capacitors
- Foldback Overcurrent Protection
- Packages:
 - 5-Pin SOT-23
- Very Low Dropout: 230 mV at 150 mA
- Accuracy: 1%
- Low I_Ω: 50 μA
- Available in Fixed-Output Voltages: 1 V to 3.3 V
- High PSRR: 65 dB at 1 kHz
- Active Output Discharge (P Version Only)

2 Applications

- PDAs and Battery-Powered Portable Devices
- MP3 Players and Other Hand-Held Products
- WLAN and Other PC Add-On Cards

3 Description

Tools &

Software

The TLV741P low-dropout (LDO) linear regulator is a low quiescent current LDO with excellent line and load transient performance and is designed for power-sensitive applications. This device provides a typical accuracy of 1%.

Support &

Community

2.0

The TLV741P device is designed to be stable with a small, 1- μF output capacitor.


The TLV741P device provides inrush current control during device power up and enabling. The TLV741P device limits the input current to the defined current limit to avoid large currents from flowing from the input power source. This functionality is especially important in battery-operated devices.

The TLV741P is available in a standard DBV (SOT-23) package. The TLV741P provides an active pulldown circuit to quickly discharge output loads.


Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE
TLV741P	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Circuit



Copyright © 2017, Texas Instruments Incorporated

Dropout Voltage vs Output Current

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configurations and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
7	Тур	ical Characteristics	7
8	Deta	ailed Description 1	11
	8.1	Overview	11
	8.2	Functional Block Diagrams	11
	8.3	Feature Description	12
	8.4	Device Functional Modes	13


9	Арр	lication and Implementation	14
	9.1	Application Information	14
	9.2	Typical Application	15
	9.3	Do's and Don'ts	16
10	Pow	ver-Supply Recommendations	17
11	Lay	out	18
	-	Layout Guidelines	
		Layout Examples	
	11.3	Power Dissipation	18
12	Dev	ice and Documentation Support	20
	12.1	Receiving Notification of Documentation Updates	20
	12.2	Community Resources	20
	12.3	Trademarks	20
	12.4	Electrostatic Discharge Caution	20
	12.5	Glossary	20
13		hanical, Packaging, and Orderable	24
	Info	rmation	21

4 Revision History

DATE	REVISION	NOTES
July 2017	*	Initial release.



5 Pin Configurations and Functions



NC- no internal connection

Pin Functions

I	PIN	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
GND	2	_	Ground pin
IN	1	I	Input pin. TI recommends using a small capacitor from this pin to ground. See <i>Input and Output Capacitor Considerations</i> in <i>Feature Description</i> for more details.
NC	4	—	No internal connection
OUT	5	0	Regulated output voltage pin. For best transient response, TI recommends using a small 1-µF ceramic capacitor from this pin to ground. See <i>Input and Output Capacitor Considerations</i> in <i>Feature Description</i> for more details.
Thermal pad	_	—	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (T_J = 25°C), unless otherwise noted. All voltages are with respect to GND.⁽¹⁾

		MIN	MAX	UNIT
	Input, V _{IN}	-0.3	6	
Voltage	Enable, V _{EN}	-0.3	V _{IN} + 0.3	V
	Output, V _{OUT}	-0.3	3.6	
Current	Maximum output, I _{OUT(max)}	Interna	Internally limited	
Output short-circuit duration	1	Inde	Indefinite	
Total power dissipation	Continuous, P _{D(tot)}	Se	See Thermal Information	
Tomporatura	Junction, T _J	-55	125	°C
Temperature	Storage, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	1.4		5.5	V
V _{EN}	Enable range	0		V _{IN}	V
I _{OUT}	Output current	0		150	mA
C _{IN}	Input capacitor	0	1		μF
C _{OUT}	Output capacitor	1		100	μF
TJ	Operating junction temperature range	-40		125	°C

6.4 Thermal Information

		TLV741P	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	249	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	172.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	76.7	°C/W
ΨJT	Junction-to-top characterization parameter	49.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	75.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating temperature range $T_J = -40^{\circ}$ C to $+125^{\circ}$ C, $V_{IN(nom)} = V_{OUT(nom)} + 0.5$ V or $V_{IN(nom)} = 2$ V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ µF, unless otherwise noted. Typical values are at $T_J = 25^{\circ}$ C.

PA	RAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
/ _{IN}	Input voltage range			1.4		5.5	V
/ _{OUT}	Output voltage range			1		3.3	V
	-	V _{OUT} ≥ 1.8 V T _J = 25°C		-1%		1%	
DC output a		V _{OUT} < 1.8 V T _J = 25°C		-20		20	mV
	DC output accuracy	$V_{OUT} \ge 1.2 V$ -40°C $\le T_J \le 125$ °C		-1.5%		1.5%	
		V _{OUT} < 1.2 V –40°C ≤ T _J ≤ 125°C		-50		50	mV
ΔV _{OUT(ΔVIN)}	Line regulation	Maximum { $V_{OUT(nom)} + 0.5$ $V_{IN} = 2 V$ } $\leq V_{IN} \leq 5.5 V$	5 V		1	5	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	0 mA ≤ I _{OUT} ≤ 150 mA			10	30	mV
			$1 \text{ V} \le \text{V}_{\text{OUT}} < 1.8 \text{ V}$ $\text{I}_{\text{OUT}} = 150 \text{ mA}$		600	900	
			V _{OUT} = 1.1 V I _{OUT} = 100 mA		470	600	
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}$ $\text{I}_{\text{OUT}} = 30 \text{ mA}$		70		
			$1.8 V \le V_{OUT} < 2.1 V$ $I_{OUT} = 150 \text{ mA}$		350	575	
		$V_{OUT} = 0.98 \times V_{OUT(nom)},$	$2.1 \text{ V} \le \text{V}_{\text{OUT}} < 2.5 \text{ V}$ $\text{I}_{\text{OUT}} = 30 \text{ mA}$		90		- mV
		T _J = −40°C to 85°C	$2.1 \text{ V} \leq \text{V}_{\text{OUT}} < 2.5 \text{ V}$ $\text{I}_{\text{OUT}} = 150 \text{ mA}$		290	481	
	Dropout voltage		$2.5 \text{ V} \le \text{V}_{\text{OUT}} < 3 \text{ V}$ $I_{\text{OUT}} = 30 \text{ mA}$		50		
.,			$2.5 \text{ V} \le \text{V}_{OUT} < 3 \text{ V}$ $I_{OUT} = 150 \text{ mA}$		246	445	
V _{DO}			$3 V \le V_{OUT} < 3.6 V$ $I_{OUT} = 30 \text{ mA}$		46		
			$3 V \le V_{OUT} < 3.6 V$ $I_{OUT} = 150 \text{ mA}$		230	420	
			$1 \text{ V} \le \text{V}_{\text{OUT}} < 1.8 \text{ V}$ $\text{I}_{\text{OUT}} = 150 \text{ mA}$		600	1020	
			$V_{OUT} = 1.1 V$ $I_{OUT} = 100 mA$		470	720	
			V _{OUT} = 0.98 × V _{OUT(nom)}	$1.8 \text{ V} \leq \text{V}_{\text{OUT}} < 2.1 \text{ V}$ $\text{I}_{\text{OUT}} = 150 \text{ mA}$		350	695
		$T_J = -40^{\circ}C$ to $125^{\circ}C$	$2.1 \text{ V} \leq \text{V}_{\text{OUT}} < 2.5 \text{ V}$ $\text{I}_{\text{OUT}} = 150 \text{ mA}$		290	601	
			$2.5 \text{ V} \le \text{V}_{OUT} < 3 \text{ V}$ $I_{OUT} = 150 \text{ mA}$		246	565	
			$3 V \le V_{OUT} < 3.6 V$ $I_{OUT} = 150 \text{ mA}$		230	540	
GND	Ground pin current	I _{OUT} = 0 mA			50	75	μA
SHUTDOWN	Shutdown current	$\begin{array}{l} V_{EN} \leq 0.4 \; V, 2 \; V \leq V_{IN} \leq 5 \\ T_{J} = 25^{\circ}C \end{array}$.5 V		0.1	1	μA
	Power-supply	V _{IN} = 3.3 V	f = 100 Hz		70		
PSRR	rejection ratio	$V_{OUT} = 2.8 V$ $I_{OUT} = 30 mA$	f = 10 kHz		55		dB
V _n	Output noise voltage	$\begin{array}{l} \text{BW} = 100 \text{ Hz to } 100 \text{ kHz} \\ \text{V}_{\text{IN}} = 2.3 \text{ V} \\ \text{V}_{\text{OUT}} = 1.8 \text{ V} \\ \text{I}_{\text{OUT}} = 10 \text{ mA} \end{array}$	f = 1 MHz		55 73		μV _{RN}
t _{STR}	Start-up time ⁽¹⁾	$C_{OUT} = 1 \ \mu F$ $I_{OUT} = 150 \ mA$			100		μs

(1) Start-up time is the time from EN assertion to (0.98 × $V_{OUT(nom)}$).

Copyright © 2017, Texas Instruments Incorporated



Electrical Characteristics (continued)


over operating temperature range $T_J = -40^{\circ}$ C to $+125^{\circ}$ C, $V_{IN(nom)} = V_{OUT(nom)} + 0.5$ V or $V_{IN(nom)} = 2$ V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ μ F, unless otherwise noted. Typical values are at $T_J = 25^{\circ}$ C.

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{HI}	Enable high (enabled)		0.9		V _{IN}	V
V _{LO}	Enable low (disabled)		0		0.4	V
I _{EN}	EN pin current	EN = 5.5 V		0.01		μA
R _{PULLDOWN}	Pulldown resistor	V _{IN} = 4 V		120		Ω
	LIM Output current limit		180			
I _{LIM}		$ \begin{array}{l} V_{\text{IN}} = 2.25 \text{ V} \\ V_{\text{OUT}} = 1.8 \text{ V} \\ T_{\text{J}} = -40 \text{ to } 85^{\circ}\text{C} \end{array} $	180			mA
			180			
I _{SC}	Short-circuit current	V _{OUT} = 0 V		40		mA
т	Thermal shutdown	Shutdown, temperature increasing		158		°C
T _{SD}	Thermal shutdown	Reset, temperature decreasing		140		-0



7 Typical Characteristics

over operating temperature range $T_J = -40^{\circ}$ C to +125°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \mu$ F, and $V_{OUT(nom)} = 1.8$ V (unless otherwise noted). Typical values are at $T_J = 25^{\circ}$ C.





NSTRUMENTS

EXAS

www.ti.com















TEXAS INSTRUMENTS

TLV741P SBVS309-JULY 2017

www.ti.com



Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The TLV741P device belongs to a new family of next-generation value low-dropout (LDO) regulators. The TLV741P device consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little ($V_{IN} - V_{OUT}$) headroom makes the device suitable for RF portable applications.

This regulator offers current limit and thermal protection. Device operating junction temperature is -40° C to $+125^{\circ}$ C.

8.2 Functional Block Diagrams



Copyright © 2017, Texas Instruments Incorporated

Figure 23. TLV741P Block Diagram

8.3 Feature Description

8.3.1 Undervoltage Lockout (UVLO)

The TLV741P device uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. The circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, $V_{IN(min)}$. During UVLO disable, the output of the TLV741P version is connected to ground with a 120- Ω pulldown resistor.

8.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(high)}$ (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV741P has an internal pulldown MOSFET that connects a 120- Ω resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_L) in parallel with the 120- Ω pulldown resistor. The time constant is calculated in Equation 1.

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT}$$

8.3.3 Foldback Current Limit

The TLV741P device has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reduced while the output voltage decreases. When the output shorts, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by Equation 2:

$$V_{OUT} = I_{LIMIT} \times R_{LOAD}$$
(2)

The PMOS pass transistor dissipates $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$ until thermal shutdown is triggered and the device turns off. The internal thermal shutdown circuit turns on the device during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See *Thermal Information* for more details.

The TLV741P PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, TI recommends externally limiting the rated output current to 5%.

8.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, which protects the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV741P internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TLV741P device into thermal shutdown degrades device reliability.

(1)



8.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V_{IN(min)}.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

8.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

8.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists conditions that result in different operating modes.

OPERATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T _J		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	I _{OUT} < I _{LIM}	T _J < 125°C		
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	—	T _J < 125°C		
Disabled mode (any true condition disables the device)	_	V _{EN} < V _{EN(low)}	_	T _J > 158°C		

Table 1. Device Functional Mode Comparison

TLV741P SBVS309 – JULY 2017

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Input and Output Capacitor Considerations

The TLV741P device uses an advanced internal control loop to obtain stable operation by using an input or output capacitor. An output capacitance of 1 μ F or larger generally provides good dynamic response. TI recommends using X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1-\mu$ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. TI recommends using an input capacitor if the source impedance is more than 0.5Ω . A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

9.1.2 Dropout Voltage

The TLV741P device uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(on)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout.

9.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.



9.2 Typical Application

Several versions of the TLV741P device are suitable for powering the MSP430 microcontroller.

Figure 24 shows a diagram of the TLV741P device powering an MSP430 microcontroller. Table 2 lists potential applications of some voltage versions.




Figure 24. TLV741P Device Powering A Microcontroller

Table 2	. Typical	MSP430	Applications
---------	-----------	---------------	--------------

DEVICE	V _{OUT} (TYPICAL)	APPLICATION
TLV741P18P	1.8 V	Allows for lowest power consumption with many MSP430s
TLV741P25P	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

9.2.1 Design Requirements

Table 3 lists the design requirements.

Table 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT			
Input voltage	4.2 V to 3 V (Lithium Ion battery)			
Output voltage	1.8 V, ±1%			
DC output current	10 mA			
Peak output current	75 mA			
Maximum ambient temperature	65°C			

9.2.2 Detailed Design Procedure


An input capacitor is not required for this design because of the low impedance connection directly to the battery.

A small output capacitor allows for the minimal possible inrush current during start-up, ensuring the 180-mA maximum input current limit is not exceeded.

See Figure 29 to verify that the maximum junction temperature is not exceeded.



9.2.3 Application Curves



9.3 Do's and Don'ts

Place at least one $1-\mu F$ ceramic capacitor as close as possible to the OUT pin of the regulator for best transient performance.

Place at least one 1-µF capacitor as close as possible to the IN pin for best transient performance.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.



10 Power-Supply Recommendations

This device is designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

11 Layout

11.1 Layout Guidelines

11.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve AC performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.

11.2 Layout Examples




Figure 28. SOT-23 Layout Example

11.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in **Thermal Information**. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) can be approximated by the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in Equation 3:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

Figure 29 shows the maximum ambient temperature versus the power dissipation of the TLV741P device. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TLV741P device does not operate above a junction temperature of 125°C.



Power Dissipation (continued)




Figure 29. Maximum Ambient Temperature vs Device Power Dissipation

Estimate junction temperature by using the Ψ_{JT} and Ψ_{JB} thermal metrics, shown in *Thermal Information*. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with Equation 4:

 $\Psi_{\mathsf{JT}}: \quad \mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{T}} + \Psi_{\mathsf{JT}} \bullet \mathsf{P}_{\mathsf{D}}$

$$\Psi_{JB}$$
: $T_J = T_B + \Psi_{JB} \bullet P_D$

where

- P_D is the power dissipation shown by Equation 3,
- T_T is the temperature at the center-top of the device package,
- T_B is the PCB temperature measured 1 mm away from the device package on the PCB surface.

(4)

NOTE

Both $T_{\rm T}$ and $T_{\rm B}$ can be measured on actual application boards using a thermogun (an infrared thermometer).

For more information about measuring T_T and T_B , see Using New Thermal Metrics , available for download at www.ti.com.



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV74110PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74111PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74112PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74115PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74118PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74125PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV741285PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74128PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74130PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
TLV74133PDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



3-Aug-2017

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	*All	dimensions	are	nominal
--	------	------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV74111PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV74111PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated